US TOLL FREE: 1-888-681-4948
Home
Shopping Cart
Contact Us
Search
Advanced search
Game Programming
Graphic Design
Web Design
Programming
SEO
More ..
Game Programming
Graphic Design
Web Design
Programming
SEO
Networking
Information Management
Multimedia
Computer Science
Computer Geek Books
::
Computer Science
:: HDL Programming Fundamentals : VHDL and Verilog
Printable version
Special
Gift certificates
Help
Contact us
Privacy statement
HDL Programming Fundamentals : VHDL and Verilog
Advances in semiconductor technology continue to increase the power and complexity of digital systems. To design such systems requires a strong knowledge of Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs), as well as the CAD tools required. Hardware Description Language (HDL) is an essential CAD tool that offers designers an efficient way for implementing and synthesizing the design on a chip. HDL Programming Fundamentals: VHDL and Verilog teaches students the essentials of HDL and the functionality of the digital components of a system. Unlike other texts, this book covers both IEEE standardized HDL languages: VHDL and Verilog. Both of these languages are widely used in industry and academia and have similar logic, but are different in style and syntax. By learning both languages students will be able to adapt to either one, or implement mixed language environments, which are gaining momentum as they combine the best features of the two languages in the same project. The text starts with the basic concepts of HDL, and covers the key topics such as data flow modeling, behavioral modeling, gate-level modeling, and advanced programming. Several comprehensive projects are included to show HDL in practical application, including examples of digital logic design, computer architecture, modern bioengineering, and simulation.Preface Chapter 1 Introduction 1.1 Why HDL? 1.2 A Brief History of HDL 1.3 Structure of the HDL Module 1.4 Operators 1.5 Data Types 1.6 Styles (Types) of Descriptions 1.7 Simulation and Synthesis 1.8 Brief Comparison of VHDL and Verilog 1.9 Summary 1.10 Exercises 1.11 References Chapter 2 Data-Flow Descriptions 2.1 Highlights of Data-Flow Description 2.2 Structure of the Data-Flow Description 2.3 Data Type?Vectors 2.4 Common Programming Errors 2.5 Summary 2.6 Exercises 2.7 References Chapter 3 Behavioral Descriptions 3.1 Behavioral Description Highlights 3.2 Structure of the HDL Behavioral Description 3.3 The VHDL Variable-Assignment Statement 3.4 Sequential Statements 3.5 Common Programming Errors 3.6 Summary 3.7 Exercises 3.8 References Chapter 4 Structural Descriptions 4.1 Highlights of Structural Descriptions 4.2 Organization of the Structural Description 4.3 Binding 4.4 State Machines 4.5 Generate (HDL), Generic (VHDL), and Parameter (Verilog) 4.6 Summary 4.7 Exercises 4.8 References Chapter 5 Switch-Level Descriptions 5.1 Highlights of the Switch-Level Description 5.2 Useful Definitions 5.3 Single NMOS and PMOS Switches 5.4 Switch-Level Description of Primitive Gates 5.5 Switch-Level Description of Simple Combinational Logics 5.6 Switch-Level Description of Simple Sequential Circuits 5.7 Bidirectional Switches 5.8 Summary 5.9 Exercises 5.10 References Chapter 6 Procedures, Tasks, and Functions 6.1 Highlights of Procedures, Tasks, and Functions 6.2 Procedures and Tasks 6.3 Functions 6.4 Summary 6.5 Exercises 6.6 References Chapter 7 Mixed-Type Descriptions 7.1 Why Mixed-Type Description? 7.2 VHDL User-Defined Types 7.3 VHDL Packages 7.4 Mixed-Type Description Examples 7.5 Summary 7.6 Exercises 7.7 References Chapter 8 Advanced HDL Descriptions 8.1 File Processing 8.2 Examples of File Processing 8.3 VHDL Record Type 8.4 Summary 8.5 Exercises 8.6 References Chapter 9 Mixed-Language Descriptions 9.1 Highlights of Mixed-Language Description 9.2 How to Invoke One Language from the Other 9.3 Mixed-Language Description Examples 9.4 Limitations of Mixed-Language Description 9.5 Summary 9.6 Exercises 9.7 References Chapter 10 Synthesis Basics 10.1 Highlights of Synthesis 10.2 Synthesis Information from Entity and Module 10.3 Mapping Process and Always in the Hardware Domain 10.4 Summary 10.5 Exercises 10.6 References Appendix A Creating a Project in Xilinx 7.1® Using VHDL or Verilog Appendix B Summary of HDL Commands Appendix C About the CD-ROM Index 1584508558
Details
Quantity
500
item(s) available
Weight
2.00
lbs
Price:
$59.95
Options
Quantity
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
Add to cart
Send to friend
Your name:
*
Your e-mail:
*
Recipient's e-mail:
*
Send to friend
Recommended products list
XML for Web Designers Using Macromedia? Studio MX 2004
AI Game Engine Programming
Microsoft Office PowerPoint 2003: Complete Tutorial
New Perspectives on XML, Comprehensive
CCNA CertBlaster Software
70-290: MCSE Guide to Managing a Microsoft Windows Server 2003 Environment, Enhanced
MCDST 70-272: Supporting Users and Troubleshooting Desktop Applications on a Microsoft Windows XP Operating System
Certification Circle: Microsoft Office Specialist Office XP Master Certification
CGI/Perl
Microsoft Office Word 2003: Introductory Tutorial
Product rating
Product rating
Voting
Select your rating...
Excellent!
Very good
Good
Fair
Poor
Add your review here
Your name:
Your message:
Your cart
Cart is empty
View cart
Checkout
Authentication
Username
Password
Login
Register
Recover password
If Javascript is disabled in your browser click here
Powered by
X-Cart: shopping cart system
Copyright © 2006-2007 Computer Geek Books